

1

2

3

4

5

6

SELECTIVE SOLDER BUMP APPLICATION

8

9

10

11

FIELD OF THE INVENTION

13

14

15 devices. More particularly, this invention relates to methods and apparatus
16 for packaging integrated circuits using selective application of solder bumps.

17

BACKGROUND OF THE INVENTION

19

20

21 using wirebonding technology. In this technology, as illustrated in FIG. 1, a
22 semiconductor die 10 is attached to a chip carrier 14 (of any of a number of
23 different configurations, e.g., dual inline package) using an adhesive. The die
24 has a plurality of conductive wirebonding pads such as pad 18 arranged
25 around the periphery of the die 10. These wirebonding pads 18 are
26 connected to circuitry on the die 10 to make electrical connections such as
27 power, ground and various signal connections, depending on the die's
28 circuitry. In order to make these connections available outside of the die,
29 pads such as 18 are electrically connected using fine wires such as 22 that
30 are bonded to pads 18 and to corresponding wirebonding pads 28 on the chip
31 carrier 14. The chip carrier 14 then provides interconnections to other
32 circuitry by use of solder pins or pads connected to the chip carrier's pads
33 such as 28.

34

1 Such wirebonding techniques have been used successfully for many
2 years and remain in common use today. However, the above wirebonding
3 technique has limitations in that the wirebonding pads must usually be
4 arranged along the periphery of the semiconductor die. This limits the
5 number of connections that can be made. Also, power and ground
6 connections provided to circuitry located in a central area of the die may be a
7 significant distance from the wirebond pad 18. As semiconductor processing
8 technology improves, the conductors used to carry such power and ground
9 connections can be extremely fine resulting in unacceptable impedance
10 between the point of the wirebond and the circuitry being powered.

11

12 These problems are addressed in a solder bump die connection
13 technology illustrated in **FIG. 2**. This technology, although originally
14 pioneered in the 1960s, has been more widely adopted over the last several
15 years. In this technology, solder pads are situated at any given location of a
16 semiconductor die 38 and corresponding pads provided on a chip carrier or
17 other substrate 44 to which the die is to be connected. Bumps of solder such
18 as 46 are then screened onto the die 38 at the location of the die's solder
19 pads through a mask that permits solder to only be deposited in the desired
20 locations. The die 38 is then set into place on the substrate 44 aligning the
21 solder pads of die 38 with those of substrate 44, and the assembly is heated
22 to cause the solder to flow and create both a mechanical and electrical
23 connection.

24

25 With this improved solder bump technology, much higher density can
26 be achieved and the electrical interconnections can be made at virtually any
27 location on the die's surface. However, as the density of circuitry provided on
28 the die increases, an additional problem is encountered.

29

30 When the die contains circuitry made using a relatively low resolution
31 process (e.g., greater than 0.09 micron line technology), and the die contains

1 logic circuitry that can be selectively activated or deactivated (e.g., to provide
2 redundancy, selective functionality or selective configuration), it is often
3 sufficient to simply disable clocks to the circuitry that is to be disabled.
4 However, as line resolutions get smaller, e.g., below 0.09 microns, the power
5 consumption of the logic circuitry due to leakage currents may be a significant
6 contribution to overall power consumption. Due to variations in the actual
7 circuit configuration, of course, the above line sizes should be considered only
8 exemplary of the potential problem.

9

10 BRIEF SUMMARY OF THE INVENTION

11
12 The present invention relates generally to a semiconductor packaging.
13 Objects, advantages and features of the invention will become apparent to
14 those skilled in the art upon consideration of the following detailed description
15 of the invention.

16

17 In one embodiment consistent with the present invention, selective
18 application of solder bumps is used in mounting an integrated circuit die to a
19 package such as a chip carrier or other substrate. Solder bumps are
20 selectively applied in a solder bump integrated circuit packaging process so
21 that portions of a circuit can be effectively disabled. The bumps may be
22 selectively applied using multiple solder masks, one for each pattern of solder
23 bumps desired or can be otherwise applied in multiple patterns depending
24 upon which portions of the circuitry are to be active and which are to be
25 disabled.

26

27 A method, consistent with an embodiment of the present invention, of
28 connecting an integrated circuit die to a substrate, includes identifying a block
29 of circuitry to be disabled within the integrated circuit die; applying a pattern of
30 solder bumps to one of the die and the substrate, the pattern of solder bumps
31 excluding at least one solder bump used for connection to the block of

1 circuitry; placing the integrated circuit die on the substrate with solder pads
2 on the die aligned with corresponding solder pads on the substrate and with
3 the pattern of solder bumps disposed between the die and the substrate; and
4 heating the solder bumps to cause the solder to flow and form electrical
5 connections between the substrate and the die.

6

7 Another method, consistent with an embodiment of the present
8 invention, of applying solder bumps for soldering a substrate to an integrated
9 circuit die, includes identifying a block of circuitry on the integrated circuit die
10 that is to be disabled; and applying a pattern of solder bumps to one of the die
11 and the substrate, the pattern of solder bumps excluding at least one solder
12 bump used for connection to the block of circuitry that is to be disabled.

13

14 Another method, consistent with an embodiment of the present
15 invention, of configuring functionality of an integrated circuit die, includes
16 identifying a block of circuitry to be configured by selectively making an
17 electrical connection between a substrate and the integrated circuit die;
18 applying a pattern of solder bumps to one of the die and the substrate, the
19 pattern of solder bumps selectively excluding at least one solder bump used
20 for connection to the block of circuitry; placing the integrated circuit die on the
21 substrate with solder pads on the die aligned with solder pads on the
22 substrate and the pattern of solder bumps disposed therebetween; and
23 heating the solder bumps to cause the solder to flow and form electrical
24 connections between the substrate and the die.

25 An integrated circuit device, consistent with certain embodiments of the
26 present invention has an integrated circuit die having a plurality of solder pads
27 used for conveying signals to and from the die, the integrated circuit having a
28 plurality of blocks of circuitry. A substrate has a plurality of solder pads
29 corresponding to at least a portion of the integrated circuit die's solder pads.
30 A plurality of solder bumps connect the substrate to the integrated circuit die,

1 and at least one of the blocks of circuitry is configured by virtue of omission of
2 a solder bump for at least one connection between the substrate and the at
3 least one of the plurality of blocks of circuitry.

4

5 Many variations, equivalents and permutations of these illustrative
6 exemplary embodiments of the invention will occur to those skilled in the art
7 upon consideration of the description that follows. The particular examples
8 above should not be considered to define the scope of the invention.

9

10 BRIEF DESCRIPTION OF THE DRAWINGS

11

12 The features of the invention believed to be novel are set forth with
13 particularity in the appended claims. The invention itself however, both as to
14 organization and method of operation, together with objects and advantages
15 thereof, may be best understood by reference to the following detailed
16 description of the invention, which describes certain exemplary embodiments
17 of the invention, taken in conjunction with the accompanying drawings in
18 which:

19

20 **FIG. 1** illustrates a conventional wirebond integrated circuit package.

21

22 **FIG. 2** illustrates a solder bump integrated circuit packaging technique.

23

24 **FIG. 3** illustrates an exemplary circuit configuration on an integrated
25 circuit die consistent with an illustrative embodiment of the present invention.

26

27 **FIG. 4** illustrates a first exemplary solder bump pattern used for the
28 exemplary integrated circuit die of **FIG. 3**.

29

30 **FIG. 5** illustrates a second exemplary solder bump pattern used for the
31 exemplary integrated circuit die of **FIG. 3**.

1

2 **FIG. 6** illustrates a third exemplary solder bump pattern used for the
3 exemplary integrated circuit die of **FIG. 3**.

4

5 **FIG. 7** is a flow chart depicting operation of a process consistent with
6 an embodiment of the present invention.

7

8 DETAILED DESCRIPTION OF THE INVENTION

9

10 While this invention is susceptible of embodiment in many different
11 forms, there is shown in the drawings and will herein be described in detail
12 specific embodiments, with the understanding that the present disclosure is to
13 be considered as an example of the principles of the invention and not
14 intended to limit the invention to the specific embodiments shown and
15 described. In the description below, like reference numerals are used to
16 describe the same, similar or corresponding parts in the several views of the
17 drawings.

18

19 Turning now to **FIG. 3**, an illustrative example of an integrated circuit
20 die 100 is illustrated. In die 100, blocks of circuitry are illustrated showing the
21 location of the circuitry on the die 100. In this example, a microprocessor
22 circuit is implemented using a first microprocessor core (CPU) 108 and a
23 second microprocessor core 112 along with bus interface and clock circuitry
24 116 and cache memory 120. In this arrangement, microprocessor cores 108
25 and 112 may provide redundancy in function so that the die is functional at an
26 acceptable level if either of the microprocessor cores 108 or 112 function. If
27 both cores 108 and 112 are functional, a higher level of performance can be
28 achieved in this die (i.e., a greater level of processing power can be achieved
29 by use of dual parallel processors). The functionality or failure of the two
30 microprocessor cores can be determined during a die probe test operation.

31

1 **FIG. 4** illustrates a solder bump pattern as it would appear on the die
2 100 when all circuitry is functional and is to be interconnected with the
3 substrate. Locations of the circuitry 108, 112, 116 and 120 are depicted by
4 broken lines and the circuit designation numbers. The illustrated solder bump
5 patterns are applied to the die by use of a mask that allows solder to be
6 selectively applied through the mask to the solder pad locations, or using any
7 other technique to deposit solder only on the pad locations. In other
8 equivalent processes, the solder could equally well be applied to the substrate
9 rather than the die. For purposes of this illustrative example, assume that
10 power supply voltage is applied to the circuit 108 through solder bump 124
11 and ground at solder bump 130. Similarly, assume that power supply voltage
12 is applied at solder bump 134 and ground at solder bump 140 for circuit 112.
13 Thus, using this solder bump pattern, both circuits 108 and 112 are supplied
14 with power and are functional.

15

16 In accordance with certain aspects of the present invention, a modified
17 solder bump pattern can be used to fully isolate an unused or non-functional
18 circuit as illustrated in **FIG. 5**. Locations of the circuitry 108, 112, 116 and 120
19 are again depicted by broken lines and the circuit designation numbers. In
20 this illustration, circuit 108 is to be effectively disabled by virtue of not
21 connecting the power supply voltage and ground. These connections, along
22 with all other connections in this illustration are omitted by use of a different
23 solder mask than that described in conjunction with **FIG. 4**. The solder mask
24 used to deposit solder to die 100 in **FIG. 5** has no provision for permitting any
25 solder to be applied to interconnect any of the circuitry of circuit 108. Thus,
26 no power or ground connections are made to circuit 108 and the circuit is
27 isolated and disabled from the remaining circuitry of die 100. All connections
28 are made to circuit 112 so that, in the example embodiment, a single
29 microprocessor core 112 is active in the die soldered according to **FIG. 5**.
30 The substrate used in connection with this solder bump pattern may be
31 identical to that used in connection with **FIG. 4** and incorporate a complete set

1 of solder pads, or may omit the solder pads associated with circuit 108 without
2 departing from the invention.

3

4 **FIG. 6** illustrates another exemplary solder bump arrangement in which
5 circuit 112 is disabled and circuit 108 is enabled. Again, locations of the
6 circuitry 108, 112, 116 and 120 are depicted by broken lines and the circuit
7 designation numbers. In this example, circuit 112 is disabled using a third
8 solder mask or other mechanism to selectively deposit solder on the die.
9 Thus, in this embodiment, power and other connections are omitted to circuit
10 112 to effectively disable the circuit. In this illustration, however, solder pad
11 140 is still connected in order to make a stable ground substrate connection
12 over the unused circuit 112. Again, the substrate used in connection with this
13 solder bump pattern may be identical to that used in connection with **FIG. 4**
14 and incorporate a complete set of solder pads, or may omit the solder pads
15 associated with circuit 112 (except for the ground pad 140) without departing
16 from the invention.

17

18 By use of the present invention to fully disable unused circuitry
19 (whether defective or optional by design), power consumption by unused
20 circuitry can be virtually eliminated. A single die design can thus be used for
21 multiple applications (e.g., high and lower processing power microprocessors)
22 or defective circuitry can be disabled (e.g., defective sections of memory can
23 be turned off). Moreover, in other embodiments, any suitable connection can
24 be omitted by deleting solder bumps as described (e.g., by use of a specially
25 designed mask or other techniques) so that a circuit block is disabled or a
26 circuit is reconfigured. By way of example, a logic gate input having a pull-up
27 resistor can be selectively connected to ground to provide a hard wired logic
28 signal input to a logic circuit by selectively either providing or omitting a solder
29 bump to make the connection from the gate's input to ground. Many other
30 uses for the present technology will occur to those skilled in the art.

31

1 One process by which the present invention can be implemented is
2 illustrated in **FIG. 7** as process 200 starting at 204. At 208, a wafer containing
3 a collection of dice is processed to fabricate a plurality of integrated circuit
4 dice. At 212, the wafer is cut into individual dice by any suitable technique
5 such as sawing. Each individual die may then be tested or otherwise sorted
6 or divided into groups of one or more die based upon any suitable criteria
7 (e.g., defects, performance, inventory needs, etc.) at 216. At 220, solder is
8 applied to the dice (or to substrates) in accordance with the grouping at 216
9 so that groups of certain dice are associated with certain solder bump
10 patterns. This can be accomplished using multiple masks -- one for each
11 group, or using any other suitable mechanism for applying solder bump
12 patterns in varying arrangements. The appropriate die is set in place on the
13 substrate with the desired set of solder bumps at 224 and the assembly is
14 heated at 228 to cause the solder to flow and attach the die to the substrate.
15 Each die can then be tested at 234 if required and the process ends at 240.

16

17 Those skilled in the art will appreciate that process 200 may be carried
18 out in slightly different order than that disclosed (e.g., reversing the order of
19 212 and 216) without departing from the invention. Also, although the solder
20 is normally applied to the die, the solder could be equivalently applied to the
21 substrate in other embodiments. Additionally, process portions may be added
22 or deleted, depending upon production circumstances, without departing from
23 the invention.

24

25 Thus, an apparatus and method is provided in which portions of an
26 integrated circuit die can be disabled at the time of packaging to modify the
27 die's functionality or to select among redundant circuits. Solder bumps
28 are selectively applied in a solder bump integrated circuit packaging process
29 so that portions of a circuit can be effectively disabled. The bumps may be
30 selectively applied using multiple solder masks, one for each pattern of solder
31 bumps desired or can be otherwise applied in multiple patterns depending

1 upon which portions of the circuitry are to be active and which are to be
2 disabled. In this apparatus and method, power consumption of disabled
3 circuits is reduced or virtually eliminated to enhance power efficiency of the
4 circuit. This technique can even be used to isolate supply to ground faults in
5 a defective circuit block. Moreover, circuitry can be reconfigured or disabled
6 using the present invention to provide a hard wired reconfiguration of an
7 integrated circuit die.

8

9 Those skilled in the art will recognize that the present invention has
10 been described in terms of exemplary embodiments based upon use of an
11 integrated circuit having multiple microprocessor cores, however, the present
12 invention can be used with any circuit in which there is a need or desire to
13 disable portions of circuitry on the die, be it for control of functionality or
14 isolation of defects.

15

16 While the invention has been described in conjunction with specific
17 embodiments, it is evident that many alternatives, modifications, permutations
18 and variations will become apparent to those of ordinary skill in the art in light
19 of the foregoing description. Accordingly, it is intended that the present
20 invention embrace all such alternatives, modifications and variations as fall
21 within the scope of the appended claims.

22

23 What is claimed is:

24